Fetch–Execute Cycle and Performance
Describe the fetch–execute cycle and explain how cores, bus width, cache and clock speed affect performance.
How to study Higher Computing Science
Move from requirements to structured designs, trace code and data precisely, and support every test or evaluation judgement with observable evidence.
Core concepts
Concept 1
The processor repeatedly fetches an instruction and required data, decodes the instruction and executes it.
Exam cue: Describe a performance factor through the bottleneck it changes.
Concept 2
More processor cores can execute more work concurrently when software can use them.
Exam cue: Qualify claims about cores with workload and software parallelism.
Concept 3
A wider data bus transfers more bits per operation, cache reduces slower memory access, and clock speed increases cycle frequency.
Exam cue: Keep bus width, storage capacity and clock frequency as separate properties.
Risk pitfalls and guardrails
Describing fetch–execute as fetching only data and not instructions.
Guardrail: Check route, scope, data type, boundary, loop condition, identifier and expected output before committing to the response.
Claiming twice as many cores always doubles speed.
Guardrail: Check route, scope, data type, boundary, loop condition, identifier and expected output before committing to the response.
Calling cache a permanent secondary-storage device.
Guardrail: Check route, scope, data type, boundary, loop condition, identifier and expected output before committing to the response.
Memory anchors
Fetch
Retrieve the next instruction and any required data from memory.
Decode
Interpret the instruction so the processor knows the operation and operands.
Execute
Carry out the decoded operation and store any result.
More cores
Potentially execute more instruction streams concurrently when the workload supports parallel processing.
Wider data bus
Transfer more bits between components in one operation.
Cache memory
Keep frequently used instructions or data close to the processor to reduce slower main-memory access.
Checkpoint rule
Do the check-up only after you can summarize each concept in one sentence and identify one dangerous pitfall from memory.
Knowledge Check (after reading)
Short check-up to confirm understanding of this module.
Check-up Questions
During the fetch stage, what is transferred from memory to the processor?
What is the role of the program counter in the fetch-execute cycle?
Answer all questions to submit.
Next step personalized recommendations
Continue learning
Move forward only after this module is stable.
What is Pass Harbor?
Completely free exam prep for 247 UK exams.
- Practice questions
- Flashcards
- Study guides
- Mock exams
- No registration
- No paywall
- Start instantly
“No more expensive exam prep. Quality study tools should be accessible to everyone.”